

607683-001/2000




FIG. 1

PCI Bus - 32bit @ 66Mhz

PCI Datapath and Bus Interface

Interrupt Control  
DMA Channels  
Doorbell Timers  
Other CSRs

PLL generator

16Kbyte Icache

8 Kbyte Dcache

SA-1100 RISC CORE

nFIQ, IRQ

pre-fetch streaming buffer

SDRAM 2MB to 64MB

SDRAM

Inter byte align

Arbiter

SRAM up to 8MB

Box/FlashROM up to 6MB

SRAM

Inter push/pop

CAM

Arbiter

Hash 64bit Polynomial

RxFifo 16 x 64bytes

TxFifo 16 x 64bytes

ScratchPad 1K x 32bits

Bus Interface Logic

timer/counter controller 32 port - for Dual SA1200

FBUS - 64bit @ 66Mhz

Handwritten annotations: 14, 20, 26a, 16a, 16b, 16c, 26b, 38, 22a, 22c, 22f, 18, 34

FIG. 2

2025 RELEASE UNDER E.O. 14176

22 F




FIG. 3




FIG. 3A

[illegible]

### 1) Wake-up Events (Bits 8-15)

- 0 = kill
- 1 = voluntary
- 2 = SRAM
- 4 = SDRAM
- 8 = FBI
- 16 = INTER\_THREAD
- 32 = PCI\_DMA\_1
- 64 = PCI\_DMA\_2
- 128 = SEQ\_NUM\_LSB
- 2) db -> branch defer amount (Bit 17)
- 3) va -> value of sequence number (Bit 7)
- 4) OPCODE Bits (29-31)
- 5) cxt cmd

FIG. 3B

CONFIDENTIAL




FIG. 3C



661667-1





FIG. 4A




[illegible]

### without Active Memory Optimization



### with Active Memory Optimization



where

- $T_{\text{rtd}} = \text{RAS to CAS delay}$
- $T_{\text{dpl}} = \text{DATA Input to Precharge Delay}$
- $T_{\text{rp}} = \text{Time to Precharge}$

**Tdpl = DATA Input to Precharge Delay**

**Tip** = Time to Precharge

FIG. 4B






FIG. 5

4 Writes and 4 Reads followed by more reads with optimization



4 Writes and 4 Reads without optimization



10 cycles vs. 14.

FIG. 5A

180




FIG. 6